ATLAS Level–1 Muon Barrel Optical Link Final Design Review

Alberto Aloisio

Mar. 12, 2002

INFN - Sezione di Napoli, Italy

e-mail: aloisio@na.infn.it





- Status at PDR (Nov. 2001)
- PAROLI trend
- G2LINK test results
- Conclusions

From PAD to ROD/SL

- Optical out from PAD to:
 - SL
 - ROD
- 16+16 bit @ 40MHz
- Synch, fixed and low latency link required

RO



Optical TX

ROD Crate layout



4

Mar. 12, 2002

Conclusions @ PDR (1/2) (Nov. 2001)



- Two different optical links have been developed for the Level-1 Muon Barrel.
- POLAR exploits a new parallel architecture, G²LINK follows a classic SerDes approach.
- POLAR offers large bandwidth, BIST, parity checks, bus partitioning. It adopts a low-volume, expensive chip-set (1KEuros). Price drops are not expected.

Conclusions @ PDR (2/2) (Nov. 2001)

- G²LINK meets the physical layer specs with a widely used chip-set.
- The two solutions are drop-in compatible, but G²LINK does not offer any data integrity check, which moves into the enduser logic.
- G²LINK tests will include: BER, latency, Synch/Asynch modes, EMI and immunity.

POLAR system



- Parallel optical link based on PAROLI chip-set and XILINX FPGAs
- 48-bit data + 3 strobes
 @40MHz (>240 Mbyte/s)
- Half-duplex point-to-point architecture with TX and RX nodes
- Fixed low-latency: 220ns@ 10m fiber length



Market trend: PAROLI 2

Top performances at top price: PAROLI 2



- Asynchronous, AC-coupled 12 ch. optical link
- Output power –2 dBm to –7.5 dBm per channel
- LVDS and CML differential signal electrical interface
- Transmission data rate of up to 2.5 Gbit/s per channel. 10 Gbit/s per channel planned.

PAROLI 2 - Packaging





- BGA 10x10 socket
 MTP or SMC optical connector
- Optional customer specific heat sink

PAROLI 2 - TX Specs



Parameter	Symbol	Min.	Тур.	Max.	Units
Supply Current	ICC		350	450	mA
Power Consumption	Р		1.2	1.6	W
Data Rate per Chan nel	DR	(1)		2500	MBit/s





- SerDes market is driven by Gigabit Ethernet, FiberChannel, SONET/SDH, etc ..
- Opto devices available both with VCSELs and Lasers.
- OC3 (155Mbit/s), 12 (622Mbit/s), 48 (2.4 Gbit/s) supported. OC192 (10 Gbit/s) sampling now.
- Multisource agreements for SFF Transceivers
- Drawbacks: higher clock frequency (GHz and beyond).

HFBR-5912E

Agilant Tachnologi Incesting to 11"Way

Small Form Factor MT-RJ Fiber Optic Transceivers for Gigabit Ethernet

Technical Data

Features

- Compliant with Specifications for IEEE 802.3a/ Gigabit
- Ethernet
- Multisourced 2 x 5 Package Style with Integral MT-RJ Connector
 Pacformance
- HFBR-5912E (1000 Base-SX) - 220 m Links in 62.5/125 µm MMF 160 MBa*km Cables
- 275 m Links in 62.5/125 µm MMP 200 MHz*km Cables
- 500 m Links in 50/125 µm MMF 400 MHz*km Cables
- 550 m Links in 50/125 µm MMF 500 MHz*km Cables
- HFCT-5912E (1000 Base-LX) - 550 m Links in 62.5/125
- pm MMF Cables - 10 km Links in \$/125 pm
- SMF Cables • IEC 60825-1 Class DCDRH
- Class 1 Laser Eye Safe • Single +3.3 V Power Supply
- Single +3.3 V Power Supply Operation with PECL Logic I/O Interfaces, TTL Signal Detect and Transmit Disable
 Wave Solder and Aqueous
- Wash Process Compatible

Applications

- Switch to Switch Interface
- Switched Backbone Applications

- High Speed laterface for File Servers
- High Performance Desktops
 Related Products
- Physical Layer ICs Available for Optical or Copper Interface (HDMP-1636A/ 1646A)
- Quad SEEDES IC Available for High Density Interfaces (HDMP-1680)
- Lx9 Fiber Optic Transceivers for Gigabit Ethernet. (HPB4/HFCT-53D5)
- Gigabit Interface Converters (GBIC) for Gigabit Ethernet SX – HFBR-5601 LX – HFCT-5611

Description

The HFBR/HFCT-5012E Transceiver from Aglient allows the system designer to implement a range of solutions for multimode and single mode Gigabit Ethernet applications.

The transceivers are configured in the new multisourced industry standard 2 x 5 dual-in-line package with an integral MT-RJ fiber connector.

Transmitter Section

The transmitter section of the HFBE-0012E consists of an 850 nm Vertical Cavity Surface Emitting Laser (VCSEL) in an



850 nm VCSEL

HFBR-5912E.

HFCT-5912E.

optical subassembly (OSA), which mates to the fiber cable. The HPCT-01028 incorporates a 1500 nm Fabry-Perot (PP) Laser designed to meet the Gigabit Ethernet LX specification. The OSA is driven by a custom silicon bipolar IC which accepts differential PECL logic signals (ECL referenced to a -4.3.2 V supply) and provides bias and modulation control for the laser.

Receiver Section

- The receiver of the HPIM-5012E includes a Galas PIN photodiode mounted together with a custom, silicon bipolar transingedance preamplifier IC is an OSA. This OSA is mated to a custom silicon bipolar circuit that provides postamplification and quantization. The HPCT-8012E utilizes an InP PIN photodiode in a similar configuration.
- The post-amplifier also includes a Signal Detect circuit which provides a TTL logic-high output upon detection of an optical signal.

- 1.25 Gbit/s transceiver for Gigabit Ethernet
- 850 nm VCSEL, 220m (min) link length
- 3.3V 0.25A (RX typ),
 0.2A (TX typ)
- PECL I/O
- Multi-sourced package
- MTRJ fiber connector

12

Glink Chip-set



1.4 GBd Transmitten/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate.

Description

The IEBME-1032 transmitter and IEBME-1034 receiver are used together to build o high-opped chan link for point-to-point renormanization. These elitom bipolar transmitter and receiver chips are lossed in standard plastic 64 plastic 64 plasticages.

From the user's viewpoint, these produce can be drought of as a "view at sible-method" interface for the transmission of data and control words. A parallel word loaded into the 'Re (manufacture i high is delivered to the 'Re (receiver) while over a senial channel and is then reconstructed into its origirul parallel form. The channel rank be either a constal copper rank on either a constal copper rank or copical link

The chip set hides from the user the complexity of encoding, multiplexing, clock connection, demultiplexing and decoding. The CBMT encoding scheme used ensures the DC halance-of the serial line. When data or control works

are not being sent the transmitter sends itle words.

> The serial data rate of the TarRi Irak is selectable in three mapse and excende from 204 to 1120 Mitrix. This translates into an encoded serial rate of 200 to 1400 Mitani. The parallel data interface is 16 bit TE. A flag bit is also present and can be used as an excent 17th bit under the used is an excent 17th bit under the used is an error of dd word indicator for data word interstitistics. The encoding of the flag bit can be serambled to reduce the probabilby of erromous word alignment.

A user control space is also provided. If TXCINTL is assertion on the Tx chip, the least signifieast 14 hiss of the data will be sent and the RXCINTL line on the Ex chip will indicate the data is a Control Wast.

At the Rx, the PASS finiture allows the recovered words to be clocked out with the local



Features + 3.3 V supply, low power dissipation 200 mW Ta, 600 mW Ra + Ro chip social-Mecode ming Codditional low ming Macher

Transition (CIMT) protocol • 1N Invaduant mady

Parallel Asternatio

· fobestsimplex mode

· Wide sampe serial sale

14x14 mm² P&FP

· Collefar kose statis s

· Backs is so /bas extender

Video, image acquisities

· Implement SCI-Filmis edund

· Point to point date link

Applications

ATM switch

• 5 V tole cost TTL interface Mar 17 Eith wide

en affign salble rece iver in parts afferer

metti-point data kmade ant uning a ning in transmitter

Synchronization Synther (PASS)

allows measure is mad meave ad

words with local wherease clock

258-3400 Milland (eserveloutable)

· Low cost 64 pin plantic package

Third generation GLink chip-set (HDMP-103x)

- 3.3V 660 mW (RX typ), 590 mW (TX typ)
- TTL for parallel I/O, PECL for serial I/O
- 16 + 1 bit data size
- Single source, but strongly supported by Agilent

G²LINK => Dual GLink









- Drop-in replacement for POLAR TX: form factor and connectors pin-to-pin compatible
- 10 layer PCB with controlled line impedance
- Split power planes for noise immunity



- <u>Almost pin-to-pin compatible with POLAR RX</u> Minor changes required to the user's logic
- 10 layer PCB with controlled line impedance.
- Split power planes for noise immunity.

G²LINK Status @ PDR

- PCBs are ready and impedance of critical nets has been already characterised with TDR techniques.
- Board assembly is started.
- The POLAR test bench will be used with minor changes to qualify also G²LINK.
- Preliminary test results will be available before the end of the year.

Mar. 12, 2002

G²LINK Status @ FDR



Five TX and RX nodes have been assembled and fully tested

Backward
 compatibility with
 POLAR verified on
 the field

G²LINK Block Diagram



Testing G²LINK



- To test the link, we used the custom parallel Bit Error Rate tester designed for POLAR
- The Tester FPGA checks the received data against the transmitted patterns
- Data and protocol errors are displayed
- No errors detected in 4 weeks of continuos operations





- Constant bit payloads (all 0s, all 1s sequences) stress the <u>Clock Detection and</u> <u>Recovery circuitry (min</u> transition density)
- Analysis of control bit fields using eye diagram at max toggle rate (800MHz)
- Worst case baseline wander



Alternate bit payloads
 (A/5 sequence) guarantee
 the highest transition
 density

Test Results - 2

- Eye diagram @800 MHz in the payload
- Minimize baseline wander



 Low transition density payloads are characterized with walking one, walking zero sequences.

Test Results - 3

Eye diagram at max toggle rate with low baseline wander.





- Eye diagram with
 GB Ethernet (1.25 Gbit/s)
 mask shows excellent
 behavior.
- Mask test results are function of many variables:
 - data pattern (A/5)
 - data encoding (NRZ)
 - trigger pattern (01110)



Current @ 3.3V

Sequence	TX (mA)	RX (mA)
0/F	460	680
A/5	460	690
W0	450	600
W1	460	670

Asynch vs. synch architecture



■ G²LINK supports both Asynch and Synch mode of operations.

- In Asynch mode, RX clock has no phase relatioship to the TX clock.
- In Synch mode, TX and RX clocks are phaselocked.

Mar. 12, 2002

Link Latency in Synch Mode



- In Synch Mode TX and RX clocks are derived from the same source
- Link latency is 165ns @ 10m fiber length

PAD to ROD emulation



- PAD to ROD (10m) data transfer has been tested in Rome using G²LINK and TTC clock distribution
- RX/SL is emulated by the BER Tester. Its internal oscillator is disabled and an external TTC generates the reference clock.
- G²LINK is configured in Synch mode
- No errors have been observed

- Gamma irradiation has been conducted by the TGC community at the Co⁶⁰ facility of RCNST, University of Tokyo. From H. Hasuko, "Preliminary Report on TGC RHA Test", Dec.2001:
 - …"First, a GLINK board was tested. It consists of a set of EO/OE converter,GLINK 1032/1034 rx and tx. During the irradiation, the board was biased.Total Vcc current of the set was monitored and logged by a DMM with a PC.A local control/monitor (LCM) system has been built for the test.The LCM sent 16-bit test patterns (0x5555 and 0xaaaa) at 40 MHz to the GLINK rx via OE conversion; received data directly went to the GLINK tx on the board and were sent back to the LCM by EO conversion.The consistency of the data were checked there. All the link error signals were also monitored and logged by the LCM.A LVDS board was also tested. We had no error for both GLINK and LVDS during the irradiation. No data inconsistency was observed; no link errors occurred. The total current is stable and no significant increase was observed..." ...

- HFBR-5912E
- HDMP-103x
- Connector
- Clock Buffer
- Temp Sensor
- Passive
- PCB
- Assembly
- Total (per each node)

- 100 Euro (x 2)
- 50 Euro (x 2)
- 10 Euro (x 2)
- 1 Euro
- 2 Euro
- 20 Euro
- 15 Euro
- 20 Euro
- 378 Euro + VAT

Conclusions (1/2)

- G²Link passed all the tests in our Electro/Optical qualification program:
 - BER, Optical Eye Diagram, Baseline wander
 - Latency and Synch Mode test
 - TTC clocking scheme
 - PAD Logic integration
- Gamma Test has been successfully passed (see H. Hasuko *et al.*). Neutron test is planned.
- Still to be done: PRBS test, long-fiber run, EMI

Conclusions (2/2)

- In the present scenario, PAROLI is tailored for extreme performance architectures, where price is not an issue.
- G2LINK meets all the specs, offering reliable operations at a reasonable price.
- New silicon (HDMP-103xA) is now available from Agilent
- The actual design can be easily modified to implement a 16-bit full-duplex link.